


DIMM-Base Lothron

HiCO.DIMM compliant baseboard

Hardware Description

Rev3 / 13.10.2011



© Copyright 2011 **emtrion GmbH**

All rights reserved. This documentation may not be photocopied or recorded on any electronic media without written approval. The information contained in this documentation is subject to change without prior notice. We assume no liability for erroneous information or its consequences. Trademarks used from other companies refer exclusively to the products of those companies.

Revision: **3 / 13.10.2011**

Rev	Date/Signature	Changes
1	31.01.2011/Sr	First revision
2	11.04.2011/Sr	- Product name "Lothron" changed to "DIMM-Base Lothron"
3	13.10.2011/Sr	Support for DIMM-MX53x CPU module added

0 Table of Contents

0	Table of Contents	3
1	Introduction.....	5
2	Block Diagram.....	6
2.1	DIMM-SH7723	6
2.2	DIMM-SH7724.....	7
2.3	DIMM-MX257	8
3	Connector Overview.....	9
4	Handling Precautions.....	11
5	First Configuration	11
5.1	Ethernet.....	11
6	Functional Description	12
6.1	List of features.....	12
6.2	Features and specificities.....	13
6.3	DIMM interface, J1	14
6.4	Ethernet, J16.....	14
6.5	Power over Ethernet (PoE).....	15
6.6	WiFi	15
6.7	USB Host, J3, J4	15
6.8	USB Device, J7.....	16
6.9	Graphic Output.....	16
6.9.1	DVI-I Port, J8	16
6.9.2	Generic Display Interface, J2	17
6.9.3	Backlight Supply, J10	17
6.9.4	Spread Spectrum Oscillator.....	17
6.10	Video Output, J14	17
6.11	Video Input and Camera Interface.....	18
6.11.1	Video Input, J14	18
6.11.2	CMOS Camera Interfaces, J5, J6	19
6.12	Audio	19
6.12.1	Analog Audio.....	19
6.12.2	Digital Audio	19
6.13	SD-Card Socket, J12	19
6.14	microSD-Card Socket, J13.....	20
6.15	CAN Interface, J19.....	20
6.16	Serial Ports.....	20
6.17	I/O Extension, J25.....	21
6.18	3-Axis Accelerometer	21
6.19	I ² C Bus	22
6.20	I ² C I/O-Expander.....	22
6.21	I ² C Revision EEPROM.....	23
6.22	CPU Bus Interface, J17	23
6.23	Analog Inputs, J15	24
6.24	DIP-Switch	24
6.25	Reset Switch, S1	24

6.26	Power Supply	24
6.26.1	Onboard Regulators.....	24
6.26.2	Power Consumption	24
6.26.3	Backup Battery	24
7	Pin Assignments.....	25
7.1	J1, SODIMM connector	25
7.2	J22, SODIMM Extension Connector.....	28
7.3	J2, Generic TFT Connector	29
7.4	J10, Backlight Power Supply	29
7.5	J21, UART-C, D, E	30
7.6	J5, Generic Camera Connector 1	30
7.7	J6, Generic Camera Connector 2	31
7.8	J19, CAN connector	31
7.9	J25, I/O Extension Connector	32
7.10	J17, CPU Bus Connector	33
7.11	J15, Analog Input	34
7.12	J11, Digital Audio, SPDIF	34
7.13	J23, RTC Battery Holder.....	34
8	Technical Characteristics	35
8.1	Electrical Specifications	35
8.2	Environmental Specifications.....	35
8.3	Mechanical Specifications	35
8.3.1	Dimensional Drawing	36
9	References.....	37

1 Introduction

DIMM-Base Lothron is an extension board based on the DIMM [1] interface standard from emtrion. The board currently supports several core modules: DIMM-SH7723, DIMM-SH7724, DIMM-MX257 and DIMM-MX53x.


DIMM-Base Lothron is intended to be used as a development platform and demonstrates the capabilities of our core modules, as well as the advantages of the DIMM interface. Indeed, Lothron provides all connectors that are needed to make a full use of the core's features and also implements some additional features that will be controlled from the core module, thanks to the DIMM interface.

This Hardware manual describes the physical and electrical characteristics of the board. It covers the use of DIMM-Base Lothron with all supported Core modules but only gives additional details that are specific to the base. For this reason, it has to be used together with the manuals of the Core.


Most interfaces of the Lothron base board are common to all Core modules. Relevant differences between these boards are explicitly mentioned in this manual.

2 Block Diagram


2.1 DIMM-SH7723




2.2 DIMM-SH7724




2.3 DIMM-MX257



2.4 DIMM-MX53x



3 Connector Overview



4 Handling Precautions

Please read the following notes prior to installing CPU module to the DIMM-Base Lothron. They apply to all ESD (electrostatic discharge) sensitive components:

- Before installing a CPU module the Lothron base board needs to be configured depending on the used CPU module. Further information can be found later in this document.
- Before touching the base board it is recommended that you discharge yourself by touching a grounded object.
- Be sure all tools required for installation are electrostatic discharged as well.
- Before installing (or removing) a CPU module, unplug the power cable from your mains supply.
- Also switch off the power supply before plug or unplug cables at not ESD protected connectors.
- Handle the board with care and try to avoid touching its components or tracks.

5 First Configuration

Before installing a CPU module do the following configuration:

5.1 Ethernet

Because of different Ethernet Controllers the voltage for the LAN transformer must be configured depending on the used CPU module. This can be done with the jumper J26 near the RJ45 connector.

The following table shows the jumper position:

CPU module	Position
DIMM-SH7723	1V8
DIMM-SH7724	3V3
DIMM-MX257	3V3
DIMM-MX53x	3V3

6 Functional Description

6.1 List of features

The DIMM-Base Lothron provides the following interfaces and functions. Depending to the used CPU module there will be some differences which are described later in the document.

- 200 pole SODIMM connector for processor modules
- 30 pole connector for SODIMM extension
- 10/100Base-Tx Ethernet interface at RJ45 jack
- Power over Ethernet PoE function, isolated
- WiFi 802.11g/b module with included antenna
- 1 x USB 2.0 Device interface at Type-B jack
- 4 x USB 2.0 Host interface at Type-A jack with USB 2.0 High Speed Hub
- DVI-I (digital & analog) connector for standard TFT or CRT monitors
- generic display interface for TFT displays with 18bpp including an interface for 4-wire resistive touch screens
- switched 5 Volt power source for display backlight
- Video in decoder at three phono jacks (3 x Composite, 1 x S-Video or 1 x Component)
- Video out encoder at phono jack (1 x Composite)
- 2 generic camera interface for CMOS cameras
- analog audio with stereo headphone output, stereo line input and mic input at 3.5mm audio jacks
- digital audio input and output at 6 pin header
- 1 standard SD-Card socket
- 1 micro SD-Card socket
- 3D acceleration sensor
- up to 5 serial ports, two as RS232 at D-SUB-9 jack, the other as LVTTL
- RS232 to USB converter at a miniUSB jack
- Connector for two CAN channels (LVTTL), depending on the CPU module
- 22 pin header for SPI, I2C and GPIOs
- 50 pin header for data and address bus of the CPU module
- 16-Bit I2C-I/O-Expander for onboard functions
- I2C revision EEPROM
- 8 pin header for analog inputs
- 4-pole dip switch
- 1 reset button
- Battery holder for RTC backup, CR1632
- Power jack +5V

6.2 Features and specificities

Most of the features which are available with DIMM-Base Lothron work as described on the cores hardware documentation because the base only provides connectors. However, the Lothron base board offers some additional features which are specific to it and which are documented in this manual.

The table at the end of this section summarizes, for each core module and every feature that are available, which function is relying on the core modules and which is specific to DIMM-Base Lothron.

Legend:

“Core”: feature from the Core module; please refer to the Cores hardware documentation to know how to use it.

“Base”: feature is specific to the Lothron base board; all information on how to use it are given in the present manual

“NA”: not applicable; this feature is not available with the specified Core module

Feature	DIMM-SH7723	DIMM-SH7724	DIMM-MX257	DIMM-MX53x
Ethernet	Core	Core	Core	Core
Power over Ethernet (PoE)	Base	Base	Base	Base
WiFi 802.11g/b	Base ¹	Base ¹	Base ¹	Base ¹
USB 2.0 Host	4 ports Core/Base ²	4 ports Core/Base ²	4 ports Core/Base ²	4 ports Core/Base ²
USB 2.0 Device	Core	Core	Core	Core
TFT Display (generic)	Core	Core	Core	Core
Touch Screen	Core	Core	Core	Core
DVI-I Port	Core/Base ³	Core/Base ³	Core/Base ³	Core/Base ³
Camera Input 1	Core	Core	optional ⁷	Core
Camera Input 2	n/a	Core	n/a	Core
Video Input	Core/Base ⁴	Core/Base ⁴	optional ⁷	Core/Base ⁴
Video Output	n/a	Core/Base ⁴	n/a	n/a
Analog Audio	Base	Base	Base	Base
Digital Audio	Core	Core	n/a	Core
SD-Card Socket	Core	Core	Core	Core
microSD-Card Socket	Core	Core ⁵	Core	Core
UART (-A, -B) RS232	Core ⁶	Core ⁶	Core ⁶	Core ⁶
UART (-C, -D, -E) LVTTTL	3 ports Core	2 ports Core	2 ports Core	3 ports Core
UART-A via miniUSB	Base	Base	Base	Base
CAN	n/a	1 port Core	2 ports Core	2 ports Core
SPI	1 port Core	1 port Core	1 port Core	1 port Core
I²C	1 port Core	1 port Core	1 port Core	1 port Core
IrDA Interface	Core	Core	n/a	3 ports Core ⁸
GPIO	min. 4 GPIOs Core	10 GPIOs Core	6 GPIOs Core	6 GPIOs Core
Analog Inputs	4 inputs	n/a	4 inputs	n/a

	Core	Core	Core	Core
3D Acceleration Sensor	Base	Base	Base	Base
CPU-Bus Interface	16 x address; 16 x Data Core	16 x address; 16 x Data Core	16 x address; 16 x Data Core	11 x address; 16 x Data Core

1: The WiFi module is connected to the first SDIO interface of the SODIMM connector. The WiFi module and the SDC socket are both connected to this interface. They cannot be used in parallel.

2: USB 2.0 Host Controller at the core module; 4-port USB Hub at baseboard

3: The graphic controller is located at the core module. The signal adaption for the DVI-I interface is done on the base board. The DVI-I interfaces and the generic TFT connector cannot be used at the same time.

4: The core modules provide the video interfaces which control the video decoder/encoder placed at the base board.

5: The interface is used in SPI mode.

6: The RS232 transceiver for UART-A is placed on the core module; for UART-B the transceiver is placed at the base board.

7: Please ask emtrion for more information.

8: Every UART port can also used as IrDA interface. At the DIMM-Base Lothron the three LVTTTL UART-Ports (C, D and E) can be used for IrDA. An IrDA transceiver must be added external.

6.3 DIMM interface, J1

The DIMM interface is a standardized interface between the DIMM CPU boards from emtrion and carrier boards. The interface consists of a 200 pin SODIMM connector with 2.5V keying which is commonly used for DDR1 memory modules [1].

All peripheral functions of the CPU boards and a memory bus interface are available at this connection. Also power is supplied via the SODIMM interface. Mechanical characteristics and a general pinout specification can be found later in this document. Individual differences of the CPU boards can be found in their appropriate manuals.

The DIMM-Base Lothron has an additional 30-pin connector J22 to extend the DIMM interface. This board-to-board connector is actually only used for the DIMM-SH7724 CPU module.

Watch:

The pin assignment is specific for the emtrion boards and must not be used for other boards.

6.4 Ethernet, J16

A 10/100 MBit TX Ethernet interface is available via the RJ45 jack J16. The jack has integrated magnetics whose DC level can be sourced by 1.8V or 3.3V. The supply voltage must be configured by the jumper J26 depending on the used CPU module:

CPU module	Voltage
DIMM-SH7723	1.8V
DIMM-SH7724	3.3V
DIMM-MX257	3.3V
DIMM-MX53x	3.3V

Two LEDs show the signal traffic (green) and 100 MBit transfer speed (yellow).

6.5 Power over Ethernet (PoE)

The DIMM-Base Lothron can be used as Power over Ethernet (PoE) powerd device (PD) and supplied via the Ethernet cable compliant to the IEEE 802.3 standard. As PoE PD interface the Si3402 from Silicon Labs is used, which includes all power management and control functions. The Si3402 is also used as an isolated flyback regulator and generates the 5V main voltage at the base board.

The maximum available power for the base board is 10 Watt. For further information see chapter [Power Supply](#).

To supply the DIMM-Base Lothron via PoE a Power Sourcing Equipment (PSE) is necessary, for example an Ethernet switch with PoE option.

6.6 WiFi

For wireless communication the WiFi module IEC6828T [2] with included antenna is used. The module is compliant to the IEEE 802.11g/b standard and supports also IEEE 802.11i security and IEEE 802.11e QoS.

The IEC6828T module is FCC pre-certified that results in reduced costs and time-to-market for customer specific designs with WiFi support.

The module is connected to the SD-Card interface (SDC1) of the SODIMM connector, together with the standard SD-Card socket J12. Because of this there are multiplexers used to switch between WiFi and SD-Card socket. The multiplexers are controlled by the signal *WIFI#/SDCARD*. A low will choose the WiFi module; a high the SDC socket.

There is also a small circuit to simulate unplugging and replugging of the SDC device. This can be helpful for the software during switching between WiFi and SD-Card. If the signal *SDC1_CD#_DISABLE* is switched to a high the card detect signal is disabled and simulates an unplugging of the SDC device. By switching *SDC1_CD#_DISABLE* back to low (default), the original card detect state is given to the CPU module.

Both signals, *WIFI#/SDCARD* and *SDC1_CD#_DISABLE*, can be controlled by an [I2C-I/O-Expander](#).

WiFi and the standard SD-Card socket J12 cannot be used simultaneously!

6.7 USB Host, J3, J4

The USB Host interface of the CPU board is connected to the upstream port of the USB 2.0 High Speed Hub USB2514BI from SMSC [3].

The four downstream ports are available at the dual Type-A connectors at J3 and J4. The used EMC filters are dimensioned for High Speed Mode with 480 MBaud.

The VBUS output of the USB Host connectors are each controlled by an USB power switch. Every power switch can provide up to 5W. This will result in 20W for all four USB ports! The total power supply for the Lothron base board is limited to 10W! Depending to other connected peripherals, like displays, cameras etc., the user must decide how much power is available for USB devices.

The USB power switches can be controlled by the CPU module by the signal *USBH_PEN#*. Low switches the power on, a high (default) switch it off. An overcurrent is reported to the CPU by the signal *USBH_OC#*.

6.8 USB Device, J7

The USB device interface is available at the Type-B connector J7. The used EMC filters are dimensioned for High Speed Mode with 480 MBaud. All other characteristics depend on the CPU module.

6.9 Graphic Output

The DIMM-Base Lothron supports two interfaces to output graphic data. One is the DVI-I port which can drive standard computer monitors with DVI or CRT input. The second interface is a generic interface for TFT displays with RGB or 80-Series interface.

Both interfaces are limited to 18bpp color depth. Other parameters, like resolution or clocks, depend on the used CPU module.

The LCD signals are multiplexed between the DVI-I port and the generic display interface and can be switched with the signal *LCD_SELECT*. A low selects the DVI-I port; a high (default) the generic display interface. The signals *LCD_SELECT* can be controlled by an [I2C-I/O-Expander](#).

The DVI-I port and the generic display interface cannot be used simultaneously!

6.9.1 DVI-I Port, J8

Standard computer monitors can be connected to the DVI-I port which supports digital and analog graphic output.

The digital TMDS signals are generated by the TFP410 from TI [4] which only supports a single link connection. The pins for the second link are not connected at J8. The signal *DVI_RST#* can reset the TFP410 (low = reset) and can be controlled by the [I2C-I/O-Expander](#).

The I2C-Bus on DIMM-Base Lothron is connected to the TFP410 to configure or power down the chip. The 7-Bit chips address is 0x38. The I2C-Bus also is connected to the DVI connector J8 via level converter to read specifications of the connected monitors.

The high speed video DAC ADV7125 from Analog Devices [5] converts the LCD signals from the CPU to analog signals to connect analog monitors. The chip doesn't need any configuration, but it can be powered down with the signal *CRT_PWRDWN#*. The signal is controlled by the [I2C-I/O-Expander](#). A low (default) sets the ADV7125 into power down mode.

6.9.2 Generic Display Interface, J2

The display interface J2 is a generic DF13-40 type connector that includes all signals needed to connect TFT displays with 18 bit color depth. It also includes signals for a 4-wire touch screen interface and an I2C interface.

Please ask emtrion to find out which displays are supported.

6.9.3 Backlight Supply, J10

The connector J10 is a 2 pin header which is intended to supply the power for the backlight of the connected generic TFT display. J10 is connected via a power switch to the +5V voltage. Before connecting a backlight be sure not to exceed the maximum total power consumption of the DIMM-Base Lothron (10W). The power switch is controlled by the *LCD_DON* signal at pin 72 of the SODIMM connector. A low (default) at *LCD_DON* switch the voltage off, a high switch it on.

6.9.4 Spread Spectrum Oscillator

Normally the CPU clock is used as clock source for the LCD controller. But often displays have a big influence in EMC tests. Therefore a spread spectrum oscillator is provided on the DIMM-Base Lothron. A spread spectrum oscillator spreads the clock frequency in a specific domain, resulting in a signal with a wider bandwidth.

As default the DIMM-Base Lothron provides a 32MHz clock, which is spread by +/- 1,4%, at the SODIMM interface. The DIMM-SH7723 and DIMM-SH7724 CPU modules can use this clock as external input for the LCD controller. At the DIMM-MX257 this function is not available. Please ask emtrion if other external clock frequencies are needed.

The switching between internal and external LCD clock can be done by software.

6.10 Video Output, J14

The Lothron base board provides the video encoder ADV7391 [6] from Analog Devices. The encoder is connected to the 8-bit parallel VOU interface (4:2:2 YCbCr) of the SODIMM extension connector J22.

The video encoder supports Composite (CVBS) video out in NTSC and PAL mode at a RCA jack at the connector J14.



To configure the ADV7391 the I²C-Bus is used. The chip address is 0x2A. A 27 MHz clock is supplied to the *VOU_CLKI* pin of the SODIMM extension connector.

The RESET# input of the AD7391 is controlled by the *VOU_RST#* signal at pin 77 of the SODIMM connector.

6.11 Video Input and Camera Interface

The DIMM-Base Lothron provides a few options to capture images. The VIO1 interface of the SODIMM interface can be used either via a video decoder, which supports several input formats, or via a generic interface where a CMOS camera module can be connected.

It can be switch between video decoder and CMOS camera with multiplexers. To choose the video source the signal *VIO_SRC* of the SODIMM connector is used:

VIO_SRC	Source
0	CMOS camera J5
1	Video decoder

Additionally a second video input interface (VIO2) is provided via the SODIMM extension connector J22. At this interface is a second generic camera interface for CMOS cameras available.

Which interfaces are useable depends on the CPU module.

6.11.1 Video Input, J14

As video decoder the ADV7180 [7] from Analog Devices is used. The decoder is connected, via the described multiplexer, to the 8-bit parallel VIO1 interface (4:2:2 YCbCr) of the SODIMM connector.

Three 10 bit A/D converter of the ADV7180 are used to capture several input formats. Supported are 3 x composite (CVBS), 1 x s-video or 1 x component video signals in NTSC or PAL mode. The video source can be connected at RCA jacks at the connector J14.



The following ADCs of the ADV7180 are used:

Channel	ADC	RCA jack ¹
Composite 1		
CVBS	Ain1	B
Composite 2		
CVBS	Ain5	C
Composite 3		
CVBS	Ain4	D
S-Video (Y/C)		
Y	Ain1	B
C	Ain4	D
Component (YPrPb)		
Y	Ain1	B
Pr	Ain5	C
Pb	Ain4	D

¹ RCA jack A is used for video output.

To configure the ADV7180 the I²C-Bus is used. The 7-Bit chip address is 0x20.

The INTRQ# output of the decoder is routed to *IRQ_A* at pin 184 of the SODIMM connector. The RESET# input of the AD7180 is controlled by the *VIO_RST#* signal at pin 91 of the SODIMM connector. A low at *VIO_RST#* sets the chip into reset.

When the chip is not used it can be powered down by the signal *PWRDWN_ADV7180#*, which is controlled by the [I2C-I/O-Expander](#). A low at *PWRDWN_ADV7180#* sets the chip into power down mode. The default state is high.

6.11.2 CMOS Camera Interfaces, J5, J6

The DIMM-Base Lothron comes with two generic interfaces for CMOS cameras. As described before, the first interface J5 is multiplexed with the video decoder and connected to the VIO1 interface at the SODIMM connector. The second interface J6 is connected to the VIO2 interface at the SODIMM extension connector.

Both camera interfaces are generic interfaces at two 26 pole pin header J5 and J6 to connect CMOS camera modules. They include the 4:2:2 YCbCr interface with data and control signals, a 24 MHz clock, the I²C-Bus, power down and reset signals and the supply voltages 3.3 V and 1.8 V.

As reset signal the global reset is used. If the used camera modules support the power down function, they can be powered down by the signals *PWRDWN_CAM1* (J5) and *PWRDWN_CAM2* (J6) controlled by the [I2C-I/O-Expander](#).

PWRDWN_CAMx	Mode
0	Running (default)
1	Powered down

Please ask emtrion for details of supported CMOS camera modules.

6.12 Audio

6.12.1 Analog Audio

The DIMM-Base Lothron provides the high performance audio codec TLV320AIC23 [8]. The digital audio interface is connected to the SODIMM connector; the I²C-Bus (chip address 0x1B) is used for the control interface.

The codec provides a stereo headphone output (green, 30mW into a 32 Ω load), a stereo line input (blue) and a microphone input (red) at the triple 3.5mm audio jack J18.

6.12.2 Digital Audio

The SPDIF input and output signals from the SODIMM interface are routed via an impedance conversion and line drivers to the pin header J11.

6.13 SD-Card Socket, J12

A SD-Card socket J12 is available at the bottom side of DIMM-Base Lothron.

The socket is connected to the SD-Card interface (SDC1) of the SODIMM connector, together with the WiFi module. Because of this there are multiplexers used to switch between WiFi and SD-Card socket. The multiplexers are controlled by the signal *WIFI#/SDCARD*. A low will choose the WiFi module; a high the SDC socket.

There is also a small circuit to simulate unplugging and replugging of the SDC device. This can be helpful for the software during switching between WiFi and SD-Card. If the signal `SDC1_CD#_DISABLE` is switched to a high the card detect signal is disabled and simulates an unplugging of the SDC device. By switching `SDC1_CD#_DISABLE` back to low (default), the original card detect state is given to the CPU module.

Both signals, `WIFI#/SDCARD` and `SDC1_CD#_DISABLE`, can be controlled by an [I2C-I/O-Expander](#).

WiFi and the standard SD-Card socket J12 cannot be used simultaneously!

6.14 microSD-Card Socket, J13

A microSD-Card socket J13 is available at the bottom side of the board. All signals are directly connected to the SODIMM interface SDC2 without any further provisions. Thus the characteristics depend on the used CPU board.

6.15 CAN Interface, J19

Many of emtrion's CPU modules provide CAN controllers with up to two channels. At the Lothron base board the transmit and receive signals are routed together with 3,3V and GND to the pin header J19. The signals are in LVTTTL level without a CAN transceiver.

Ask emtrion for a cable adapter with including transceiver and D-SUB connector.

The following CPU modules supports CAN:

CPU module	CAN CH1	CAN CH2
DIMM-SH7723	n/a	n/a
DIMM-SH7724	Yes	n/a
DIMM-MX257	Yes	Yes
DIMM-MX53x	Yes	Yes

6.16 Serial Ports

The DIMM-Base Lothron supports up to 5 serial ports, depending on the used CPU module. The ports are named `UART_A` to `UART_E`.

`UART_A` and `UART_B` are available at the two D-SUB jacks J20 as standard RS232 interfaces. `UART_C`, `UART_D` and `UART_E` are connected with LVTTTL level to the pin header J21. The LVTTTL signals can be adapted to the customer's needs by adding the appropriate signal drivers (e.g. RS232, RS548, RS422 etc.). By using the adapter cable `ADA_RS232` from emtrion the LVTTTL signals also can be used as RS232 interface.

At `UART_A` additionally an UART-to-USB converter with a minUSB connector J9 is available. So the terminal interface `UART_A` can also be used with computers which have just USB and no COM ports. If a USB cable is connected to J9, `UART_A` is automatically switched to the USB interface. By unplugging the USB cable the RS232 interface at the D-Sub jack can be used.

Do not use the RS232 and USB cable at the same time. This will result in a corrupted communication.

The following UARTs are supported by the CPU modules:

DIMM-SH7723:

Port	Level	Handshake	CPU-IF	Remarks
UART_A	RS232	RTS, CTS	SCIF3	RS232 transceiver on CPU module; can be used via USB
UART_B	RS232	-	SCIF5	RS232 transceiver on Lothron
UART_C	LVTTTL	-	SCIF4	
UART_D	LVTTTL	-	SCIF2	
UART_E	LVTTTL	-	SCIF1	

DIMM-SH7724:

Port	Level	Handshake	CPU-IF	Remarks
UART_A	RS232	RTS, CTS	SCIF3	RS232 transceiver on CPU module; can be used via USB
UART_B	RS232	-	SCIF4	RS232 transceiver on Lothron
(UART_C)	LVTTTL	-	SCIF5	optional
UART_D	LVTTTL	-	SCIF2	
UART_E	LVTTTL	-	SCIF0	

DIMM-MX257:

Port	Level	Handshake	CPU-IF	Remarks
UART_A	RS232	RTS, CTS	UART1	RS232 transceiver on CPU module; can be used via USB
UART_B	RS232	-	UART3	RS232 transceiver on Lothron
UART_D	LVTTTL	-	UART5	
UART_E	LVTTTL	-	UART2	

DIMM-MX53x:

Port	Level	Handshake	CPU-IF	Remarks
UART_A	RS232	RTS, CTS	UART1	RS232 transceiver on CPU module; can be used via USB
UART_B	RS232	-	UART2	RS232 transceiver on Lothron
UART_C	LVTTTL	-	UART3	
UART_D	LVTTTL	-	UART4	
UART_E	LVTTTL	-	UART5	

6.17 I/O Extension, J25

The 22 pin header J25 includes up to 10 GPIOs, one SPI interface and an I²C-Bus interface. The I²C-Bus interface is decoupled to the onboard bus devices via a repeater circuit. At the I/O Extension the SCL and SDA lines are pulled up with 3.3-K resistors to 3.3V. All other signals are directly connected with the SODIMM connector. Their individual characteristics depend on the used CPU board. See the connector description later in this manual.

6.18 3-Axis Accelerometer

The ADXL345 [10] from Analog Devices is a 3-axis, digital accelerometer with high resolution (13-bit) measurement at up to +/- 16g. It measures the static acceleration of gravity, as well as dynamic acceleration resulting from motion or shock.

The chip is connected to the I²C bus with the 7-Bit address 0x1D. The IRQ output is connected to *IRQ_B* at the SODIMM connector, but can be disconnected by removing a series resistor if *IRQ_B* is used for other applications.

6.19 I²C Bus

At the DIMM-Base Lothron are several I²C-Bus clients:

Device	Slave	Chip Address (7Bit)
Audio Codec	TLV320AIC23	0x1B
Video Encoder	ADV7391	0x2A
Video Decoder	ADV7180	0x20
LCD to LVDS Converter	TFP410	0x38
16Bit I/O-Expander	PCA9555	0x26
EEPROM board revision	24LC01B	0x51
3D-Accelerometer	ADXL345	0x1D
Generic LCD Interface	PCA8574APW	0x3A
DVI EDID Interface	DVI-IF	0x50
Camera 1 Interface	CAM1-IF	Depends on used camera
Camera 2 Interface	CAM2-IF	Depends on used camera
CPU Bus Interface	CPU-Bus IF	Undefined

Further addresses are allocated by I²C devices used at the CPU modules. Please refer to the hardware manual of the used CPU module.

At the I/O Extension and the CPU Bus interface the I²C-Bus interface is decoupled to the onboard bus devices via a repeater circuit and the external SCL and SDA lines are pulled up with 3.3-K resistors to 3.3V.

At the DVI interface the I²C-Bus interface is decoupled to the onboard bus devices via a repeater circuit and the external SCL and SDA lines are pulled up with 4.7-K resistors to 5V.

6.20 I²C I/O-Expander

At the Lothron base board are several signals for example to switching multiplexers, change operating modes or just to read status information. These signals are controlled the 16-Bit I²C I/O expander PCA9555PW [9] from NXP. The chip is connected to the I²C Bus and configured to the 7-Bit address 0x26.

The interrupt output INT# is unused.

The following table shows the use of the I/O pins:

Port 0	Direction	Signal	Description
I/O 0	Output	PWRDWN_CAM1	Power down mode for CMOS camera 1
I/O 1	Output	PWRDWN_CAM2	Power down mode for CMOS camera 2
I/O 2	Output	PWRDWN_ADV7180#	Power down mode for video decoder
I/O 3	Output	CRT_PWRDWN#	Power down mode for analog outputs of DVI interface
I/O 4	Output	DVI_RST#	Power down mode for TFP410 LVDS converter of DVI interface
I/O 5	Input	DVI_MSEN	Hotplug detection for DVI interface
I/O 6	Output	LCD_SELECT	Selects generic LCD port or DVI port for graphic output
I/O 7	Input	AC_PRESENT	Shows the actual power supply (AC adapter or Power over Ethernet)

Port 1	Direction	Signal	Description
I/O 0	Input	MINIUSB_PRESENT	Shows whether miniUSB is plugged in
I/O 1	Output	EEPROM_WP	Write protection for revision EEPROM
I/O 2	Output	WIFI#/SDCARD	Selects WiFi module or SD-Card
I/O 3	Output	SDC1_CD#_DISABLE	Disables Card detection for SD-Card and WiFi module
I/O 4	Input	DIP1	DIP Switch 1 (0=OFF; 1 = ON)
I/O 5	Input	DIP2	DIP Switch 2 (0=OFF; 1 = ON)
I/O 6	Input	DIP3	DIP Switch 3 (0=OFF; 1 = ON)
I/O 7	Input	DIP4	DIP Switch 4 (0=OFF; 1 = ON)

For detailed description of the signals see the description of the corresponding interface.

6.21 I²C Revision EEPROM

The CPU module can detect the type and revision of the base board by reading an EEPROM connected to the I²C bus. The 7-Bit address is 0x51. The write protection of the EEPROM is controlled by the signal *EEPROM_WP* of the [I2C-I/O-Expander](#). With a high level (default) the EEPROM is protected, with a low it is writeable.

6.22 CPU Bus Interface, J17

The data and address bus of the CPU module including control signals and I²C bus are routed to a 50 pin header. This interface can be used to add customer specific extension boards.

To minimize noises at the CPU bus there are series resistors added. The I²C-Bus interface is decoupled to the onboard bus devices via a repeater circuit and the SCL and SDA lines at J17 are pulled up with 3.3-K resistors to 3.3V.

It depends on the used CPU module which signals are available. The following table shows maximum possible signals:

Signal	Function
A[15:0]	16 address lines
D[15:0]	16 data lines
CKIO	Bus clock for synchronous transfers
RD#	Read strobe [low active]
WE0#	Write strobe lower byte [low active]
WE1#	Write strobe upper byte [low active]
CS#	Chip select [low active]
WAIT#	Wait signal for slow bus devices [low active]
IRQ_B	IRQ_B of SODIMM connector
BS#	Bus start, SH specific control signal [low active]
RESET#	Global reset output [low active]
I2C_SCL	I ² C bus clock signal
I2C_SDA	I ² C bus data signal

6.23 Analog Inputs, J15

Depending on the CPU module are up to four analog inputs at the 8 pin header J15 available. See the connector description later in this manual. Their individual characteristics depend on the used CPU board.

Each channel has a 100 Ohm series resistors implemented.

6.24 DIP-Switch

The DIMM-Base Lothron provides a 4-pole DIP switch. The switches have no hardware specific function and can be read from the [I2C-I/O-Expander](#).

6.25 Reset Switch, S1

A reset button S1 is placed at the right side of the DIMM-Base Lothron. A reset of the CPU module (e.g. by a software reset) also resets the Lothron base board.

6.26 Power Supply

The DIMM-Base Lothron can be supplied either by a +5Volt, +/- 5%, max. 2 A, wall adapter or by Power over Ethernet (PoE). The switching between the two power supplies is done automatically and without any dropouts during operating.

The actual power supply is indicated by the signal *AC_PRESENT* which is connected to the [I2C-I/O-Expander](#).

AC_PRESENT	Power Supply
0	Power over Ethernet
1	5V wall adapter

6.26.1 Onboard Regulators

The DIMM-Base Lothron has switching regulators for +5V (USB Host, Backlight, DVI interface), +3,3V (most of the base board functions and the CPU module) and +1,8V (video codecs, WiFi, cameras, Ethernet).

The 5V and 3,3V regulator each have a green LED to show the status of the voltages on the board. If the LEDs are on, the voltages are good.

6.26.2 Power Consumption

The maximum available power for the complete system must not exceed 10W!

Important note:

Please make sure your connected devices like display, USB devices, cameras etc. including the DIMM-Base Lothron and the CPU module don't exceed the **10 Watt** limit! Otherwise this can damage your system!

6.26.3 Backup Battery

A battery holder J23 for lithium tab battery CR1632 is available to supply the RTC of the CPU boards.

7 Pin Assignments

7.1 J1, SODIMM connector

Type 200 pin SODIMM socket, 0.6 mm Pitch, 2,5V keying

Pin	Signal	Interface		Signal	Pin	
1	SPEED_LED#	Ethernet	USB Host	USBH_PEN#	2	
3	ETH_TDP			USBH_OC#	4	
5	ETH_TDM			USBH_DM	6	
7	GND			USBH_DP	8	
9	ETH_RDP			USB Device	USBF_VBUS	10
11	ETH_RDM				USBF_DM	12
13	LINK_LED#		USBF_DP		14	
15	USBH_VBUS		USB Host	Power	GND	16
17	CAN_TX		CAN	UART-A	UART-A_TXD#	18
19	CAN_RX	UART-A_RXD#			20	
21	UART-E_TXD	UART-E	UART-A_RTS#		22	
23	UART-E_RXD		UART-A_CTS#		24	
25	UART-D_TXD	UART-D	Touch		Touch_XP	26
27	UART-D_RXD			Touch_XM	28	
29	UART-C_TXD	UART-C		Touch_YP	30	
31	UART-C_RXD			Touch_YM	32	
33	UART-B_TXD	UART-B	A/D	ANA1	34	
35	UART-B_RXD			ANA2	36	
37	ANA4	A/D		ANA3	38	
39	+3V3	Power		GND	40	
41	LCD_D22	LCD		LCD_D23	42	
43	LCD_D20			LCD_D21	44	
45	LCD_D18			LCD_D19	46	
47	LCD_D16			LCD_D17	48	
49	LCD_D14			LCD_D15	50	
51	LCD_D12			LCD_D13	52	
53	LCD_D10			LCD_D11	54	

55	LCD_D8		LCD_D9	56	
57	LCD_D6		LCD_D7	58	
59	LCD_D4		LCD_D5	60	
61	LCD_D2		LCD_D3	62	
63	LCD_D0		LCD_D1	64	
65	+3V3	Power		GND	66
67	LCDRD#	LCD		LCD_LCLK	68
69	LCD_DISP			LCD_DCK	70
71	LCD_HSYN			LCD_DON	72
73	LCD_VSYN			LCD_VCPWC	74
75	n/c			LCD_VEPWC	76
77	VOU_RST#	VIO0, VOU		VIO0_D7	78
79	VIO0_FLD			VIO0_D6	80
81	VIO_CKO			VIO0_D5	82
83	VIO0_CLK			VIO0_D4	84
85	VIO0_HD			VIO0_D3	86
87	VIO0_VD			VIO0_D2	88
89	VIO_SRC			VIO0_D1	90
91	VIO_RST#			VIO0_D0	92
93	+3V3	Power		GND	94
95	SDC2_D0	SDC2	SDC1	SDC1_D0	96
97	SDC2_D1			SDC1_D1	98
99	SDC2_D2			SDC1_D2	100
101	SDC2_D3			SDC1_D3	102
103	SDC2_CMD			SDC1_CMD	104
105	SDC2_CLK			SDC1_CLK	106
107	SDC2_CD#			SDC1_CD#	108
109	SDC2_WP# (GND)	SDC1_WP#	110		
111	SPI_SS#	SPI		SPI_MISO	112
113	SPI_SCK			SPI_MOSI	114
115	SCL	I2C	Audio	AUDIO_BCK	116
117	SDA			AUDIO_LRC	118

119	SPDI	SPDIF	AUDIO_DATI	120
121	SPDO		AUDIO_DATO	122
123	GND	Power	AUDIO_MCLK	124
125	GPIO8	GPIO	GPIO9	126
127	GPIO6		GPIO7	128
129	GPIO4		GPIO5	130
131	GPIO2		GPIO3	132
133	GPIO0		GPIO1	134
135	+3V3		Power	GND
137	n/c	Address A[15:0]	n/c	138
139	n/c		n/c	140
141	n/c		n/c	142
143	n/c		n/c	144
145	A14		A15	146
147	A12		A13	148
149	A10		A11	150
151	A8		A9	152
153	A6		A7	154
155	A4		A5	156
157	A2	A3	158	
159	A0	A1	160	
161	+3V3	Power	GND	162
163	D14	Data D[15:0]	D15	164
165	D12		D13	166
167	D10		D11	168
169	D8		D9	170
171	D6		D7	172
173	D4		D5	174
175	D2		D3	176
177	D0		D1	178
179	CKIO	Bus Control	n/c	180
181	BS#		n/c	182

183	RD#		IRQ_A	184
185	n/c		IRQ_B	186
187	WE0#		NMI	188
189	WE1#		RESO#	190
191	n/c		RESI#	192
193	n/c		n/c	194
195	WAIT#		n/c	196
197	CS#		n/c	198
199	BAT	Power	GND	200

7.2 J22, SODIMM Extension Connector

Type: 30-pin connector, Hirose DF12(3.0)-30DP-0.5V (header)

Pin	Signal	Pin	Signal
1	GND	2	+3.3 V
3	VOU_D7	4	VIO1_D7
5	VOU_D6	6	VIO1_D6
7	VOU_D5	8	VIO1_D5
9	VOU_D4	10	VIO1_D4
11	VOU_D3	12	VIO1_D3
13	VOU_D2	14	VIO1_D2
15	VOU_D1	16	VIO1_D1
17	VOU_D0	18	VIO1_D0
19	GND	20	GND
21	VOU_CLKI	22	VIO1_CLK
23	VOU_CLK	24	VIO1_FLD
25	VOU_VSYNC	26	VIO1_VD
27	VOU_HSYNC	28	VIO1_HD
29	GND	30	+3.3 V

7.3 J2, Generic TFT Connector

Type: 40 pin connector, Hirose DF13-40, 1.25 mm * 1.25 mm pitch

Pin	Signal	Pin	Signal
1	LCD VEPWC	2	LCD VCPWC
3	SDA	4	SCL
5	n/c	6	n/c
7	TFT_VCC	8	TFT_VCC
9	DE	10	GND
11	BLUE5	12	BLUE4
13	BLUE3	14	BLUE2
15	BLUE1	16	BLUE0
17	GND	18	GREEN5
19	GREEN4	20	GREEN3
21	GREEN2	22	GREEN1
23	GREEN0	24	GND
25	RED5	26	RED4
27	RED3	28	RED2
29	RED1	30	RED0
31	GND	32	VSYNC
33	HSYNC	34	DOTCLK
35	GND	36	TFT_VCC
37	Touch XP	38	Touch YP
39	Touch XM	40	Touch YM

7.4 J10, Backlight Power Supply

Type: 2 pin header, 2.54 mm pitch

Pin	Signal
1	+5V
2	GND

7.5 J21, UART-C, D, E

Type: 2*6 pin header, 2.54 mm pitch

Pin	Signal	Pin	Signal
1	+3.3V	2	n/c
3	GND	4	n/c
5	UART_E_TXD	6	UART_C_RXD
7	UART_E_RXD	8	UART_C_TXD
9	UART_D_TXD	10	GND
11	UART_D_RXD	12	+3.3V

7.6 J5, Generic Camera Connector 1

Type: 2*13 pin header, 1.27 mm pitch

Pin	Signal	Pin	Signal
1	+3.3V	2	GND
3	+1.8 V	4	GND
5	n/c	6	n/c
7	CAM1_D0	8	CAM1_D1
9	CAM1_D2	10	CAM1_D3
11	CAM1_D4	12	CAM1_D5
13	CAM1_D6	14	CAM1_D7
15	CAM1_VD	16	CAM1_HD
17	CAM1_CLK	18	24 MHz
19	SCL	20	SDA
21	PWRDOWN_CAM1#	22	RESET#
23	+3.3V	24	GND
25	+1.8 V	26	GND

7.7 J6, Generic Camera Connector 2

Type: 2*13 pin header, 1.27 mm pitch

Pin	Signal	Pin	Signal
1	+3.3V	2	GND
3	+1.8 V	4	GND
5	n/c	6	n/c
7	CAM2_D0	8	CAM2_D1
9	CAM2_D2	10	CAM2_D3
11	CAM2_D4	12	CAM2_D5
13	CAM2_D6	14	CAM2_D7
15	CAM2_VD	16	CAM2_HD
17	CAM2_CLK	18	24 MHz
19	SCL	20	SDA
21	PWRDOWN_CAM2#	22	RESET#
23	+3.3V	24	GND
25	+1.8 V	26	GND

7.8 J19, CAN connector

Type: 2*5 pin header, 2.54 mm pitch

Pin	Signal	Pin	Signal
1	+3.3V	2	n/c
3	GND	4	CAN2_RX
5	CAN1_TX	6	CAN2_TX
7	CAN1_RX	8	GND
9	n/c	10	+3.3V

7.9 J25, I/O Extension Connector

Type: 2*11 pin header, 2.54 mm pitch

Pin	Signal	Pin	Signal
1	+3.3V	2	+3.3V
3	SCL	4	SDA
5	SPI_SS#	6	SPI_MISO
7	SPI_SCK	8	SPI_MOSI
9	CAN1_TX	10	CAN1_RX
11	GPIO_0	12	GPIO_1
13	GPIO_2	14	GPIO_3
15	GPIO_4	16	GPIO_5
17	GPIO_6	18	GPIO_7
19	GPIO_8	20	GPIO_9
21	GND	22	GND

7.10 J17, CPU Bus Connector

Type: 2*25 pin header, 1.27 mm pitch

Pin	Signal	Pin	Signal
1	+3.3V	2	GND
3	A14	4	A15
5	A12	6	A13
7	A10	8	A11
9	A8	10	A9
11	A6	12	A7
13	A4	14	A5
15	A2	16	A3
17	A0	18	A1
19	GND	20	GND
21	D14	22	D15
23	D12	24	D13
25	D10	26	D11
27	D8	28	D9
29	D6	30	D7
31	D4	32	D5
33	D2	34	D3
35	D0	36	D1
37	+3.3V	38	RESET#
39	CKIO	40	BS#
41	RD#	42	CS#
43	WE0#	44	WAIT#
45	WE1#	46	IRQ_B
47	I2C_SDA	48	I2C_SCL
49	+3.3V	50	+3.3V

7.11 J15, Analog Input

Type: 2*4-pin header, 2.54mm pitch

Pin	Signal	Pin	Signal
1	+3.3V	2	+3.3V
3	ANA_IN1	4	ANA_IN2
5	ANA_IN3	6	ANA_IN4
7	GND	8	GND

7.12 J11, Digital Audio, SPDIF

Type: 2*3-pin header, 2.54mm pitch

Pin	Signal	Pin	Signal
1	+3.3V	2	+3.3V
3	SPDIF OUT	4	SPDIF IN
5	GND	6	GND

7.13 J23, RTC Battery Holder

Type: Battery Holder for CR1632

Pin	Signal
1	GND
2	BAT +

8 Technical Characteristics

8.1 Electrical Specifications

Electrical Specification	
Supply Voltage	+5V, +/-5%
Current consumption	max. 2.3A


8.2 Environmental Specifications

Operating temperature	
Standard	0 ... +70°C
Extended	not available
Storage temperature	
Storage temperature	-40 ... +125°C
Relative humidity	
Relative humidity	0 ... 95 %, non-condensing

8.3 Mechanical Specifications

Mechanical Specifications	
Weight	approx. 195 g
Board	Glasepoxi FR-4, UL-listed, 8 layers
Dimensions	166 mm x 140 mm x 43 mm

8.3.1 Dimensional Drawing



Red colored parts are located on the bottom side of the CPU module.

The drill diameter of the six mounting holes is 2.5mm.

9 References

- [1] DDR1 & DDR2 SODIMM Socket 0.6 mm Pitch 200 Pos Standard Profile
Standard Type
Tyco Electronics
Part Number: 1473005-1

- [2] IEC6828T
IEC6828T WiFi 802.11g/b Single System Module
Datasheet, January 04, 2010
Independent Electronic Components A/S.

- [3] USB2514
IEC6828T WiFi 802.11g/b Single System Module
Datasheet, Rev.1.1, (04-26-10)
SMSC

- [4] TFP410
TI PanelBus™ Digital Transmitter
Datasheet SLDS1245A
October 2001
Texas Instruments Incorporated

- [5] ADV7125
Triple 8-Bit High Speed Video DAC
Datasheet Rev. B
Analog Devices

- [6] ADV7391
Low Power, Chip Scale 10-Bit SD/HD Video Encoder
Rev. 0 – 10/06
Analog Devices

- [7] ADV7180
10-Bit, 4x Oversampling SDTV Video Decoder
Rev. B – 02/07
Analog Devices

- [8] TLV320AIC23B
Stereo Audio CODEC, 8- to 96-kHz, With Integrated Headphone Amplifier
February 2004
Texas Instruments

- [9] PCA9555
16-bit I2C-bus and SMBus I/O port with interrupt
Datasheet, Rev 0.8, 22 October 2009
NXP

- [10] ADXL345
3-Axis, ± 2 g/ ± 4 g/ ± 8 g/ ± 16 g Digital Accelerometer
Datasheet Rev. A, D07925-0-4/10(A)
Analog Devices